

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/629,049	07/28/2003	Young-Joon Choi	4591-343	5961
20575	7590 06/19/2006		EXAMINER	
MARGER JOHNSON & MCCOLLOM, P.C. 210 SW MORRISON STREET, SUITE 400			RAHMAN, FAHMIDA	
PORTLAND		400	ART UNIT PAPER NUM	
			2116	
			DATE MAILED: 06/19/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/629,049	CHOI ET AL.			
		Examiner	Art Unit			
		Fahmida Rahman	2116			
Period for	The MAILING DATE of this communication app	pears on the cover sheet with the c	orrespondence address			
A SHO WHICH - Extens after S - If NO p - Failure Any re	RTENED STATUTORY PERIOD FOR REPLIEVER IS LONGER, FROM THE MAILING D ions of time may be available under the provisions of 37 CFR 1.1 IX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period to reply within the set or extended period for reply will, by statute ply received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 136(a). In no event, however, may a reply be timwill apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status	•	•				
2a)☐ ☐ ☐ 3)☐ S	Responsive to communication(s) filed on $3/29$ . This action is <b>FINAL</b> . 2b) $\square$ This Since this application is in condition for allowablosed in accordance with the practice under $R$	s action is non-final. ince except for formal matters, pro				
Dispositio	Disposition of Claims					
4 5)□ ( 6)⊠ ( 7)⊠ (	Claim(s) 1-12 and 14-18 is/are pending in the a) Of the above claim(s) is/are withdra Claim(s) is/are allowed. Claim(s) 1-4 and 7-10 is/are rejected. Claim(s) 5,6,11 and 12 is/are objected to. Claim(s) 14-18 are subject to restriction and/o	wn from consideration.				
Application	on Papers					
10)⊠ T ,⁄ F	he specification is objected to by the Examine the drawing(s) filed on 29 March 2006 is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction oath or declaration is objected to by the Example 1.	a) accepted or b) objected to drawing(s) be held in abeyance. Section is required if the drawing(s) is object.	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority ur	nder 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
		•				
2) Notice 3) Inform	s) of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Do 5) Notice of Informal P 6) Other:				

1. It is hereby acknowledged that the following papers have been received and placed of record in the file: Amendment dated 3/29/2006.

2. Claims 1-12, 14-18 are presented for examination.

## Response to Arguments

Applicant's arguments filed on 3/29/2006 with respect to the rejections of claims 1-18 have been fully considered. In light of the clarification of the claims through Applicant's arguments, the following restrictions are required. Applicant's arguments filed on 3/29/2006 with respect to the rejections of claims 1-12 have been fully considered, but are most in view of new grounds of rejections.

## **Election/Restrictions**

Restriction to one of the following inventions is required under 35 U.S.C. 121:

- I. Claims 1-12, drawn to a system comprising boot code, classified in class713, subclass 2.
- II. Claim 14-18, drawn to performing a memory access operation, classified in class711, subclass 170.

Inventions group 1 and group 2 are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct if they do not overlap in scope and are not obvious variants, and if it is shown that at least one

subcombination is separately usable. In the instant case, subcombination group 2 has separate utility such as reading and writing selected pages from memory during various time frames. See MPEP § 806.05(d).

Because these inventions are independent or distinct for the reasons given above and have acquired a separate status in the art in view of their different classification, restriction for examination purposes as indicated is proper.

During a telephone conversation with Todd Iverson on June 1<sup>st</sup>, 2006, a provisional election was made without traverse to prosecute the invention of group 1, claims 1-12. Affirmation of this election must be made by applicant in replying to this Office action. Claims 14-18 are withdrawn from further consideration by the examiner, 37 CFR 1.142(b), as being drawn to a non-elected invention.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over applicant admission of prior art, in view of Aizawa (US Patent Application Publication 2002/0039325).

Application/Control Number: 10/629,049

Art Unit: 2116

For claim 1, applicant admitted in pages 1-2 that the following limitations are cited in prior art:

A computer system (Fig 1) comprising:

- a system controller (1 in Fig 1) including a central processing unit (5 in Fig 1) and a memory bus controller(7 in Fig 1) and configured to operate in a first interface mode;
- a system memory (3 in Fig 1) connected with the system controller (1) through the system bus (2 in Fig 1);
- a NAND flash memory (4 in Fig 1) configured to store a system driving code ("boot code" in lines 32-33 of page 1 in specification; "BS" in 9 of Fig 1), an operating system program ("OS" in 9 of Fig 1), and user data for the computer system ("UD" in 9 of Fig 1);
- and an interface unit (8 in Fig 1) configured to communicate with the system controller through the system bus in the first interface mode (controller 8 is configured to communicate with 1 through 2) and configured to communicate with the NAND flash memory in a second interface mode (8 is configured to operate with 9).

The following limitations are not explicitly mentioned in the applicant's admitted prior art:

- the interface unit being synchronized with a clock signal generated in response to predetermined command information.

However, the interface 8 must be synchronized with a clock signal, since the processing unit 1 is clock driven. The generation of clock signal needs to be associated with a predetermined command information. Thus, the limitation that the interface unit being synchronized with a clock signal generated in response to predetermined command information is inherent in AAPA.

In addition, Aizawa explicitly teaches the following limitations:

An interface unit (203) configured to communicate with the system controller (202) through the system bus (bus is shown as a vertical line between 203 and 202) in the first interface mode (the first interface mode is the mode where MPU communicates with 203) and configured to communicate with the flash memory (112) in a second interface mode (second interface mode is the mode where 203 communicates with 112) where an interface unit (203) is synchronized with a clock signal (CLK1) generated in response to predetermined command information (Q-OFF, CLK\_ON, S\_OFF).

It would have been obvious to one ordinary skill in the art at the time the invention was made to combine the teachings of applicant's admission of prior art and Aizawa. One ordinary skill in the art would have been motivated to have a clock signal generated in response to predetermined command information, since it is not necessary to provide a continuous clock in the interface unit. The interface can be clocked only when it is

accessed by the computer system and a significant power saving can be achieved by stopping the clock ([0007] in page 1 of Aizawa), since power consumption is related to clock speed.

For claim 7, Aizawa teaches the computer system with following limitations:

The interface unit comprises:

- a first interface unit configured to communicate with the system controller through the system bus in the first interface mode (203 interfaces with 202 through system bus. Thus, it must have a first interface unit configured to communicate with the system controller 202);
- a second interface unit synchronized with the clock signal and configured to communicate with the flash memory in the second interface mode (203 comprises a second interface unit that communicates with 112 and 203 is synchronized with CLK1);
- a storage unit configured to store information and data exchanged between the first and second interface units (203 comprises clock signal, which means that 203 has a storage unit to store the necessary information and data);
- and a control unit synchronized with the clock signal and configured to control a transmission of the information and data between the first and second interface units (203 must control the interface between 202 and 112. Thus, it must comprise a control unit).

Art Unit: 2116

Aizawa does not teach that the flash memory is a NAND flash memory. However, AAPA teaches the NAND flash memory.

Claims 2 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over applicant admission of prior art, in view of Aizawa (US Patent Application Publication 2002/0039325), further in view of Sassa (US Patent 6098077).

For claim 2, Aizawa's clock signal (CLK1) is generated from an oscillator (401) and a state machine controller (311) controls the inner operation of an IO interface (201). However, neither Aizawa nor AAPA provides the description of interface unit.

Sassa teaches a system wherein the interface unit (21 in Fig 2) comprises:

- a host interface unit (31) configured to communicate with the system controller
   (17) through the system bus (16) in the first interface mode (first interface mode is in between CPU and 21);
- a register unit (36) configured to store configuration information about the computer system, the NAND flash memory, and the command information;
- a buffer unit (32) for configured to store data of the NAND flash memory (22);
- an oscillator (37) configured to generate a clock signal to synchronize the interface unit;
- a controller (33) synchronized with the clock signal and configured to control an inner operation of the interface unit in response to the command information; and

a NAND flash interface unit (21) synchronized with the clock signal and configured to communicate with the NAND flash memory (22) via the controller (33) in the second interface mode (second interface mode is in between 21 and 22).

It would have been obvious to one ordinary skill in the art at the time the invention was made to modify the combined teachings of applicant's admission of prior art and Aizawa in accordance with Sassa, since a NAND flash memory can't be accessed without proper interface unit. One ordinary skill in the art would have been motivated to have an interface unit as taught by Sassa, since the interface ensures reliable operation of NAND flash.

For claim 8, neither Aizawa nor AAPA provides the description of storage unit. Sassa teaches a system wherein the interface unit (21 in Fig 2) comprises:

- a register unit (36) configured to store configuration information about the computer system, the NAND flash memory, and the command information;
- a buffer unit (32) for configured to store data of the NAND flash memory (22);
- an oscillator (37) configured to generate a clock signal to synchronize the interface unit;

Claims 3, 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over applicant admission of prior art, in view of Aizawa (US Patent Application Publication

Art Unit: 2116

2002/0039325), further in view of Sassa (US Patent 6098077), further in view of Gibson

et al (US Patent 6601167).

Applicant's admission of prior art, as modified by Aizawa and Sassa does not teach that

the interface unit comprises a power up detector to apply a power-sensing signal.

Gibson et al teach a system comprising power up detector (30) to generate power good

signal as shown in Fig 6.

It would have been obvious to one ordinary skill in the art at the time the invention was

made to combine the teachings of applicant's admission of prior art, Kim and Gibson et

al. One ordinary skill in the art would have been motivated to include power up detector,

since boot data within flash memory should be loaded when the power supply

generates proper operating voltages. The power up detector ensures that the power

supply reaches appropriate voltage, which in turn ensures safe loading of boot code.

For claim 4, 34 of Sassa is the ECC.

Claims 9, 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over applicant

admission of prior art, in view of Aizawa (US Patent Application Publication

2002/0039325), further in view of Gibson et al (US Patent 6601167).

Application/Control Number: 10/629,049

Art Unit: 2116

For claim 9, Applicant's admission of prior art, as modified by Aizawa and Sassa does

Page 10

not teach that the interface unit comprises a power up detector to apply a power-

sensing signal.

Gibson et al teach a system comprising power up detector (30) to generate power good

signal as shown in Fig 6.

It would have been obvious to one ordinary skill in the art at the time the invention was

made to combine the teachings of applicant's admission of prior art, Kim and Gibson et

al. One ordinary skill in the art would have been motivated to include power up detector,

since boot data within flash memory should be loaded when the power supply

generates proper operating voltages. The power up detector ensures that the power

supply reaches appropriate voltage, which in turn ensures safe loading of boot code.

For claim 10, 34 of Sassa is an ECC.

**Allowable Subject Matter** 

Claims 5-6 and 11-12 would be allowable if rewritten to include all of the limitations of

the base claim and any intervening claims.

Application/Control Number: 10/629,049

Art Unit: 2116

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Fahmida Rahman whose telephone number is 571-272-

8159. The examiner can normally be reached on Monday through Friday 8:30 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Lynne Browne can be reached on 571-272-3670. The fax phone number for

the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published

applications may be obtained from either Private PAIR or Public PAIR. Status

information for unpublished applications is available through Private PAIR only. For

more information about the PAIR system, see http://pair-direct.uspto.gov. Should you

have questions on access to the Private PAIR system, contact the Electronic Business

Center (EBC) at 866-217-9197 (toll-free).

Fahmida Rahman

Page 11

Examiner

Art Unit 2116

JAMES TRUSICO

PATENT EXAMINER

TC 2100